PHYSICAL DESIGN LAB MANUAL







Department of Electronics & Communication Engineering

J.N.N INSTITUTE OF ENGINEERING

90, USHAA GARDEN, KANNIGAIPAIR, THIRUVALLUR, TAMILNADU-601102 (NAAC 'A' Grade | Approved by AICTE | Affiliated to Anna University)

PHYSICAL DESIGN LAB MANUAL



PREPARED

BY Department of Electronics & Communication Engineering

J.N.N INSTITUTE OF ENGINEERING

90, USHAA GARDEN, KANNIGAIPAIR, THIRUVALLUR, TAMILNADU-601102 (NAAC 'A' Grade | Approved by AICTE | Affiliated to Anna University)

J.N.N Institute Of Engineering

Department of Electronics and Communication Engineering

Vision of the institute

Lead the transformation of engineering and management learning experience to educate the next generation of innovators and entrepreneurs who want to make the world a better place.

Mission of the institute

Mission_1: To develop the required resources and infrastructure and to establish a conducive ambience for the teaching-learning process.

Mission_2: To nurture professional and ethical values in the students and to instil in them a spirit of innovation and entrepreneurship.

Mission_3: To encourage a desire for higher learning and research in the students and to equip them to face global challenges.

Mission_4: To provide opportunities for students to learn job-relevant skills to make them industry ready.

Mission_5: To interact with industries and other organisations to facilitate transfer of knowledge and know-how.

Vision of the department

Cultivating innovative and entrepreneurial Electronics and Communication Engineering graduates to ethically address global challenges through quality teaching and learning practices.

Mission of the department

Mission 1: To facilitate a state-of-the-art teaching-learning process, imparting comprehensive knowledge in electronics and communication engineering and related interdisciplinary areas. Mission_2: To foster a sense of curiosity, critical thinking and ethical practices in students, continuous preparing them for learning. а Mission 3: To instill innovative team work and industry collaboration for enhancing employability research capabilities entrepreneurial skills, and in graduates. **Mission 4:** To inculcate ability for delivering novel solutions by taking social and environmental aspects into consideration.

Programme Outcomes(Pos)

PO_1	Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals and an engineering specialization to the solution of complex engineering problems								
PO 2	Problem analysis: Identify formulate review research literature and analyze complex								
10_2	engineering problems reaching substantiated conclusions using first principles of mathematics.								
	natural sciences, and engineering sciences.								
PO_3	Design/development of solutions: Design solutions for complex engineering problems and design								
	system components or processes that meet the specified needs with appropriate consideration for								
	the public health and safety, and the cultural, societal, and environmental								
	considerations.								
PO_4	Conduct investigations of complex problems: Use research-based knowledge and research								
	methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.								
PO 5	Modern tool usage: Create select and apply appropriate techniques resources and modern								
10_5	engineering and IT tools including prediction and modeling to complex engineering activities								
	with an understanding of the limitations.								
PO_6	The engineer and society: Apply reasoning informed by the contextual knowledge to assess								
	societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the								
	professional engineering practice.								
PO_7	Environment and sustainability: Understand the impact of the professional engineering								
	solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development								
PO 8	Explose: Apply ethical principles and commit to professional ethics and responsibilities and norms								
10_0	of the engineering practice.								
PO_9	Individual and team work: Function effectively as an individual, and as a member or leader in								
	diverse teams, and in multidisciplinary settings.								
PO_10	Communication: Communicate effectively on complex engineering activities with the								
	engineering community and with society at large, such as, being able to comprehend and write								
	effective reports and design documentation, make effective presentations, and give and receive								
DO 11	Clear instructions. Project management and finance: Demonstrate knowledge and understanding of the								
10_11	engineering and management principles and apply these to one's own work as a member and								
	leader in a team, to manage projects and in multidisciplinary environments.								
PO_12	Life-long learning: Recognize the need for, and have the preparation and ability to engage in								
_	independent and life-long learning in the broadest context of technological change.								
	Programme Specific Outcome(PSOs)								

PSO_1	Electronic System Design/Analysis: Apply the fundamental concepts of Electronics and Communication Engineering to design and analysis of Electronics Systems for applications including Signal Processing, Communication & Networking, Embedded Systems, VLSI design and Control Systems.
PSO_2	Software Tools: Proficiency in specialized software tools and computer programming useful for the design and analysis of complex electronic systems to meet challenges in contemporary business environment.



J.N.N INSTITUTE OF ENGINEERING

90, Ushaa Garden, Kannigaipair,Chennai-Periyapalayam Highway, Tiruvallur, Tamil Nadu 601102

Department of Electronics & Communication Engineering

PART A: FPGA Level Implementation

- 1. Realization of Logic Gates.
- 2. 4-bit ripple carry and carry look ahead adder using behavioral, dataflow and structural modeling
- 3. Design and Implementation of
 - a) 16:1 mux through 4:1 mux
 - b) 3:8 decoder realization through 2:4 decoder
- 4. Design and Implementation of 8:3 encoder
- 5. Design and Implementation of 8-bit parity generator checker
- 6. Design and Implementation of different Flip-Flops
- 7. Design and Implementation of 4-bit sequence detector through Mealy and Moore state machine

PART B: Back-end Level Design and Implementation

- 8. Design and Implementation of Universal Gates
- 9. Design and Implementation of an Inverter
- 10. Design and Implementation of Full Adder
- 11. Design and Implementation of Full Subtractor
- 12. Design and Implementation of D latch

PART C: Advanced Experiments

- 13. Design and Implementation of Differential Amplifier.
- 14. Design and Implementation of ALU

CONTENTS

S. NO.	NAME OF THE EXPERIMENT	PAGE NO
	PART A	
1.	Realization of Logic Gates.	
2.	4-bit ripple carry and carry look ahead adder using behavioral dataflow and structural modelling	
3.	Design and Implementation of A) 16:1 MUX through 4:	
	B) 3:8 decoder realization 2:4 decoder	
4.	Design and Implementation of 8:3 encoder	
5.	Design and Implementation of 8-bit parity generator and checker	
6.	Design and Implementation of different Flip-Flops	
7.	Design and Implementation of 4-bit sequence detector through	-
	Mealy and Moore state machine	
	PART B	
8.	Design and Implementation of Universal Gates	
9.	Design and Implementation of an Inverter	
10.	Design and Implementation of Full Adder	
11.	Design and Implementation of Full Subtractor	
12.	Design and Implementation of D latch	
	Advanced Experiments	
13.	Design and Implementation of Differential Amplifier	
14.	Design and Implementation of ALU	

DOS & DONTS IN LABORATORY

- While entering the Laboratory, the students should follow the dress code Wear shoes, White Apron & Female students should tie their hair back).
- 2. The students should bring their observation note book, practical manual, record note book, calculator, necessary stationary items and graph sheets if any for the lab classes without which the students will not be allowed for doing the practical.
- 3. All the equipments and components should be handled with utmost care. Any breakage/damage will be charged.
- 4. If any damage/breakage is noticed, it should be reported to the instructor immediately.
- 5. If a student notices any short circuits, improper wiring and unusual smells immediately the same thing is to be brought to the notice of technician/lab in charge.
- 6. At the end of practical class the apparatus should be returned to the lab technician and take back the indent slip.
- 7. Each experiment after completion should be written in the observation note book and should be corrected by the lab in charge on the same day of the practical class.
- 8. Each experiment should be written in the record note book only after getting signature from the lab in charge in the observation note book.
- Record should be submitted in the successive lab session after completion of the experiment.
- 10. 100% attendance should be maintained for the practical classes.

SCHEME OF EVALUATION

S.N 0	Program	Program Date	Record (10M)	Obs. (10M)	Viva (5M)	Attd. (5M)	Total 30(M)
		PART-	A				
1	Realization of Logic Gates.						
2	4-bit ripple carry and carry look ahead adder						
3.	Design and Implementation of A) 16:1 MUX through 4:1						
	B) 3:8 decoder realization 2:4 decoder						
4.	Design and Implementation of 8:3encoder						
5.	Design and Implementation of 8-bit parity generator and checker						
6.	Design and Implementation of different Flip- Flops						
	Design and Implementation of 4-bit sequence						
7.	detector through Mealy and Moore state						
	machine						
		PART-	В				
8.	Design and Implementation of Universal Gates						
9.	Design and Implementation of an Inverter						
10.	Design and Implementation of Full Adder						
11.	Design and Implementation of Full Subtractor						
12.	Design and Implementation of D latch						
	Adva	nced Exp	eriments				
13.	Design and Implementation of differentitional amplifier						
14.	Design and Implementation of ALU						

Signature of Lab In-charge

PART A (FPGA Level Implementation)

CIRCUIT DIAGRAM & TRUTH TABLES

AND GATE



OR GATE



NOT GATE



NAND GATE



NOR GATE



TRUTH TABLE

Α	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Α	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

А	Y
0	1
1	0

Α	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Α	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

EXP NO.

1

REALIZATION OF ALL LOGIC GATES

AIM:

To write a VHDL/Verilog code for All Logic Gates and to generate synthesis report, RTL schematic and to implement designs using FPGA (Spartan-3).

APPARATUS:

1. Synthesis Tool: Xilinx Project Navigator - ISE 9.1i.

2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

- 1. Open Xilinx ISE 9.1i.
- 2. Create a new source file in a new project with suitable name.
- 3. Create the file in VHDL/Verilog module.
- 4. Select the appropriate input and output ports according to the requirements.
- 5. Type the program and save it and synthesize the process.
- 6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.
- 7. Create another new source.
- 8. Select source type as Test bench wave form.
- 9. Associate the test bench to the source.
- 10. Assign clock and timing details.
- 11. Give the input waveforms for the source.
- 12. Save the input waveforms and perform behavioral simulation.
- 13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.

2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.

3. Select boundary scan in 'impact window' after double clicking on 'configure Device'.

4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.

5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.

6. Programming properties will appear and finally program will be succeeded.

7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

SIMULATED MODEL OUTPUT WAVEFORMS

AND gate

Current Simulation Time: 900 ns		0	20	00	41 400	2.3	600
<mark>ð</mark> [] a	1						
<mark>ð 🛛</mark> b	1						
<mark>ъЛ</mark> у	1						

OR gate

Current Simulation		_		-	40	0.0		
Time: 900 ns		0	20	10	4(10	600 	
<mark>д</mark> Ла	1							
ol 16	1							
y No	1							

NOT GATE

Current Simulation Time: 400 ns		o	10 	2	00	31	00
<mark>ð</mark> 1 a	0						
<mark>дЛ</mark> у	1						

NAND gate

Current Simulation		499				9.1		
Time: 900 ns		O	20 I)0 	40 I)0	60)0
öll a	1							
ð 	1							
SI V	0							

VHDL CODE:

AND GATE :

Library IEEE; Use IEEE.STD_LOGIC_1164.ALL; Use IEEE.STD_LOGIC_ARITH.ALL; Use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Andgate is Port (a : in STD_LOGIC; b : in STD_LOGIC; y : out STD_LOGIC); end Andgate ;

architecture Behavioral of Andgate is

begin

 $y \le a$ and b;

end Behavioral;

OR GATE:

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity orgate is
Port (a : in STD_LOGIC;
 b : in STD_LOGIC;
 y : out STD_LOGIC);
end orgate ;

architecture Behavioral of orgate is

begin

y <= a or b;

end Behavioral;

NOR gate

						48	4.7	
Current Simulation Time: 900 ns		O	20 	00 	4()0 	1	600
<mark>o</mark> l a	1							
d 📙	1							
<mark>ö</mark> ll V	0							

BLOCK DIAGRAM:



NOT GATE:

NAND GATE :

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity nandgate is
Port (a : in STD_LOGIC;
 b : in STD_LOGIC;
 y : out STD_LOGIC);
end nandgate ;
architecture Behavioral of nandgate is
begin
y <= a nand b;
end Behavioral;</pre>

NOR GATE:

__library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity norgate is Port (a : in STD_LOGIC; b : in STD_LOGIC; y : out STD_LOGIC); end norgate ;

architecture Behavioral of norgate is begin y <= a nor b; end Behavioral;

TECHNOLOGY SCHEMATIC:



RTL SCHEMATIC:



DESIGN SUMMARY:

Number of Slices	:	3 out of	960	0%
Number of 4 input LUTs	:	5 out of	1920	0%
Number of IOs	:	7		
Number of bonded IOBs	:	7 out of	66	10%

SYNTHESIS REPORT:

RTL Top Level Output File Name	: allgates.ngr
Top Level Output File Name	: allgates
Output Format	: NGC
Optimization Goal	: Speed
Keep Hierarchy	: NO
Design Statistics	
# IOs	: 7
Cell Usage :	
# BELS	: 5
# INV	:1
# LUT2	: 4
# IO Buffers	: 7
# IBUF	:2
# OBUF	: 5

RESULT:

CONCLUSION:

VIVA QUESTIONS:

1. Design all basic gates using 2:1 multiplexer?

- 2. Write the dataflow code for the logic gates
- 3. What are logic gates why the called so?

4. Which gates are called as universal gates? What are its advantages?

5. What are the applications of logic gates?

CIRCUIT DIAGRAM:

4-BIT RIPPLE CARRY ADDER



4-BIT CARRY LOOK AHEAD ADDER:



EXP NO.

4- BIT RIPPLE CARRYAND CARRY LOOK AHEAD ADDER

2

AIM:

To write a VHDL/Verilog code for 4-bit ripple carry and carry look ahead adder and to generate synthesis report, RTL schematic and to implement designs using FPGA (Spartan-3).

APPARATUS:

1. Synthesis Tool: Xilinx Project Navigator - ISE 9.1i.

2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

- 1. Open Xilinx ISE 9.1i.
- 2. Create a new source file in a new project with suitable name.
- 3. Create the file in VHDL/Verilog module.
- 4. Select the appropriate input and output ports according to the requirements.
- 5. Type the program and save it and synthesize the process.
- 6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.
- 7. Create another new source.
- 8. Select source type as Test bench wave form.
- 9. Associate the test bench to the source.
- 10. Assign clock and timing details.
- 11. Give the input waveforms for the source.
- 12. Save the input waveforms and perform behavioral simulation.
- 13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.

2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.

3. Select boundary scan in 'impact window' after double clicking on 'configure device'.

4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.

5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.

6. Programming properties will appear and finally program will be succeeded.

7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

SIMULATED MODEL OUTPUT WAVEFORM:

4-BIT RIPPLE CARRY ADDER:

										833, 333 ns	
Name	Value	0 ns		200 ns		400 ns		1600 ns	800	s l.	
🕨 🕌 a[3:0]	1111	0000	0110	1111	01	10		1111			
🕨 🕌 þ[3:0]	1111	0000	11	00	0111	1110	χ	1111			
Ug cin	0										
🕨 🕌 s[3:0]	1110	0000	0010	1011	1101	0100	(1110			
T _e cout	1										

4-BIT CARRY LOOK AHEAD ADDER:

				9.700 ns						
N	lame	Value	Ons	10 ns	20 ns	130 ns	40 ns	50 ns	160 ns	70 ns
)	📲 a[3:0]	0000	0000	1111	1010			1000		
)	📲 b[3:0]	0000	0000	1111	0111			1001		
	1 cin	0								
	s [3:0]	0000	0000	1111	0001			0001		
	U cout	0								

4-BIT RIPPLE CARRY ADDER VHDL CODE:

library IEEE; use IEEE.STD_LOGIC_1164.ALL;

entity Ripple_Adder is
Port (A : in STD_LOGIC_VECTOR (3 downto 0);
B : in STD_LOGIC_VECTOR (3 downto 0);
Cin : in STD_LOGIC;
S : out STD_LOGIC_VECTOR (3 downto 0); Cout : out STD_LOGIC);
end Ripple_Adder;

architecture Behavioral of Ripple_Adder is

component full_adder_vhdl_code Port (A : in STD_LOGIC; B : in STD_LOGIC; Cin : in STD_LOGIC; S : out STD_LOGIC; Cout : out STD_LOGIC); end component; signal c1,c2,c3: STD_LOGIC;

begin

FA1: full_adder_vhdl_code port map(A(0),B(0),Cin,S(0),c1); FA2: full_adder_vhdl_code port map(A(1),B(1),c1,S(1),c2); FA3: full_adder_vhdl_code port map(A(2),B(2),c2,S(2),c3); FA4: full_adder_vhdl_code port map(A(3),B(3),c3,S(3),Cout); end Behavioral;

4-BIT CARRY LOOK AHEAD ADDER VHDL CODE:

Partial Full Adder: library IEEE; use IEEE.STD_LOGIC_1164.ALL;

entity Partial_Full_Adder is
Port (A : in STD_LOGIC;
B : in STD_LOGIC;
Cin : in STD_LOGIC;
S : out STD_LOGIC;
P : out STD_LOGIC;
G : out STD_LOGIC);
End Partial_Full_Adder;

Architecture Behavioral of Partial_Full_Adder is begin S <= A xor B xor Cin; P <= A xor B; G <= A and B; end Behavioral;

Carry Look Ahead Adder:

library IEEE; use IEEE.STD_LOGIC_1164.ALL;

entity Carry_Look_Ahead is

Port (A : in STD_LOGIC_VECTOR (3 downto 0);

B: in STD_LOGIC_VECTOR (3 downto 0);

Cin: in STD_LOGIC;

S : out STD_LOGIC_VECTOR (3 downto 0);

Cout : out STD_LOGIC);

end Carry_Look_Ahead;

architecture Behavioral of Carry_Look_Ahead is component Partial_Full_Adder

Port (A : in STD_LOGIC;

B : in STD_LOGIC;

Cin : in STD_LOGIC;

S : out STD_LOGIC;

P : out STD_LOGIC;

G : out STD_LOGIC);

end component;

signal c1,c2,c3: STD_LOGIC;

signal P,G: STD_LOGIC_VECTOR(3 downto 0);

begin

PFA1: Partial_Full_Adder port map(A(0), B(0), Cin, S(0), P(0), G(0));

PFA2: Partial_Full_Adder port map(A(1), B(1), c1, S(1), P(1), G(1));

PFA3: Partial_Full_Adder port map(A(2), B(2), c2, S(2), P(2), G(2));

PFA4: Partial_Full_Adder port map(A(3), B(3), c3, S(3), P(3), G(3));

c1 <= G(0) OR (P(0) AND Cin);

c2 <= G(1) OR (P(1) AND G(0)) OR (P(1) AND P(0) AND Cin);

c3 <= G(2) OR (P(2) AND G(1)) OR (P(2) AND P(1) AND G(0)) OR (P(2) AND P(1) AND P(0) AND Cin);

Cout \leq = G(3) OR (P(3) AND G(2)) OR (P(3) AND P(2) AND G(1)) OR (P(3) AND P(2) AND P(1) AND G(0)) OR (P(3) AND P(2) AND P(1) AND P(0) AND Cin); end Behavioral;

RTL SCHEMATIC:



TECHNOLOGY SCHEMATIC:







DEVICE UTILIZATION SUMMARY: Selected Device: 3s400pg208-4

Selected Device. 55400pq208-4		
Number of Slices:	0 out of 3584	0%
Number of IOs:	14	
Number of bonded IOBs:	14 out of 141	9%

SYNTHESIS REPORT:

RTL Top Level Output File Name	: Carry_Look_Ahead.ngr
Top Level Output File Name	: Carry_Look_Ahead
Output Format	: NGC
Optimization Goal	: Speed
Keep Hierarchy	: No
Design Statistics	
# IOs	14
Cell Usage :	
# BELS	4

#	LUT3	4
# I0	O Buffers	14
#	IBUF	9
#	OBUF	5
# C	Others	4
#	Partial_Full_Adder	4

Selected Device : 3s400pq208-4

Number of Slices	: 2 out of 3584	0%
Number of 4 input LUTs	: 4 out of 7168	0%
Number of IOs	: 14	
Number of bonded IOBs	: 14 out of 141	9%

SYNTHESIS REPORT

RTL Top Level Output File Name	: Ripple_Adder.ngr
Top Level Output File Name	: Ripple_Adder
Output Format	: NGC
Optimization Goal	: Speed
Keep Hierarchy	: No
Design Statistics	
# IOs	: 14
Cell Usage :	
# IO Buffers	: 14
# IBUF	: 9
# OBUF	: 5
# Others	: 4
# full adder vhdl code	: 4

RESULT:

CONCLUSION:

VIVA QUESTIONS:

- **1.** Why we use ripple carry adder?
- 2. What is 4-bir carry look ahead adder?
- **3.** What is delay of ripple carry adder?
- **4.** Why CLA is better than RCA?
- 5. Is ripple carry adder and carry look ahead adder same?

CIRCUIT16:1 MUX USING 4:1MUX



TRUTH TABLE:

	INPL	JTS		Output
So	S ₁	S ₂	S ₃	Y
0	0	0	0	Ao
0	0	0	1	Aı
0	0	1	0	A ₂
0	0	1	1	A3
0	1	0	0	A4
0	1	0	1	As
0	1	1	0	A ₆
0	1	1	1	A7
1	0	0	0	As
1	0	0	1	A9
1	0	1	0	A ₁₀
1	0	1	1	A ₁₁
1	1	0	0	A ₁₂
1	1	0	1	A ₁₃
1	1	1	0	A ₁₄
1	1	1	1	A15

SIMULATED MODEL OUTPUT WAVEFORM

	010000000000000000	(100000000	000000	(0100000 <mark>0</mark> 0	000000	
- /mux16_1/s	0001	(0000	(0001		(0010	
/mux16_1/y	1					

EXP NO.

16:1 MUX USING 4:1MUX

DATE

3(a)

AIM:

To write a VHDL/Verilog code for 16:1 Mux generate synthesis report, RTL schematic and to implement designs using FPGA (Spartan-2).

APPARATUS:

1. Synthesis Tool: Xilinx Project Navigator - ISE 9.1i.

2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

- 1. Open Xilinx ISE 9.1i.
- 2. Create a new source file in a new project with suitable name.
- 3. Create the file in VHDL/Verilog module.
- 4. Select the appropriate input and output ports according to the requirements.
- 5. Type the program and save it and synthesize the process.
- 6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.
- 7. Create another new source.
- 8. Select source type as Test bench wave form.
- 9. Associate the test bench to the source.
- 10. Assign clock and timing details.
- 11. Give the input waveforms for the source.
- 12. Save the input waveforms and perform behavioral simulation.
- 13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.

2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.

3. Select boundary scan in 'impact window' after double clicking on 'configure Device'.

4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.

5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.

6. Programming properties will appear and finally program will be succeeded.

7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

CIRCUIT DIAGRAM:



VHDL CODE FOR 16:1 using 4:1 mux

Library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all;

entity kanhe_4x1mux is port(a,b,c,d : in std_logic; S0,s1 : in std_logic; q : out std_logic); end kanhe_4x1mux;

Architecture kanhe_4x1mux1 of kanhe_4x1mux is Begin Process(a,b,c,d,s0,s1) Begin

If s0 ='0' and s1 ='0' then $q \le a$; Elsif s0 ='1' and s1 ='0' then $q \le b$; elsif s0 ='0' and s1='1' then $q \le c$; else $q \le d$; end if; End process; End kanhe_4x1mux1;

Main program:

Library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity kanhe_16x1mux is port(a:in std_logic_vector(15 downto 0); s: in std_logic_vector(3 downto 0); Z:out std_logic); End kanhe_16x1mux;

Architecture kanhe_16x1mux1 of kanhe_16x1mux is signal z1, z2, z3, z4: std_logic;

component kanhe_4x1mux is
port(a,b,c,d,s0,s1:in std_logic;
Q:out std_logic);

End component;

Begin

```
M1: kanhe_4x1mux port map(a(0),a(1),a(2),a(3),s(0),s(1),z1);
m2: kanhe_4x1mux port map(a(4),a(5),a(6),a(7),s(0),s(1),z2);
m3: kanhe_4x1mux port map(a(8),a(9),a(10),a(11),s(0),s(1),z3);
m4: kanhe_4x1mux port map(a(12),a(13),a(14),a(15),s(0),s(1),z4);
m5: kanhe_4x1mux port map(z1,z2,z3,z4,s(2),s(3),z);
```

End kanhe_16x1mux1;

EXP NO.	3:8 DECODER	DATE	
3(b)			

AIM:

To write a VHDL/Verilog code for 3x8 Decoder and to generate synthesis report, RTL schematic and to implement designs using FPGA (Spartan-2).

<u>APPARATUS</u>:

1. Synthesis Tool: Xilinx Project Navigator - ISE 9.1i.

2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

- 1. Open Xilinx ISE 9.1i.
- 2. Create a new source file in a new project with suitable name.
- 3. Create the file in VHDL/Verilog module.
- 4. Select the appropriate input and output ports according to the requirements.
- 5. Type the program and save it and synthesize the process.
- 6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.
- 7. Create another new source.
- 8. Select source type as Test bench wave form.
- 9. Associate the test bench to the source.
- 10. Assign clock and timing details.
- 11. Give the input waveforms for the source.
- 12. Save the input waveforms and perform behavioral simulation.
- 13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.

2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.

3. Select boundary scan in 'impact window' after double clicking on 'configure device'.

4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.

5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.

6. Programming properties will appear and finally program will be succeeded.

7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

TRUTH TABLE:

Select	Selected enable inputs			inputs			outputs						
G1	G2A_L	G2B_L	A(2)	A(1)	A(0)	Y(7)	Y(6)	Y(5)	Y(4)	Y(3)	Y(2)	Y(1)	Y(0)
0	Х	Х	Х	Х	Х	1	1	1	1	1	1	1	1
Х	1	Х	Х	Х	Х	1	1	1	1	1	1	1	1
Х	Х	1	Х	Х	Х	1	1	1	1	1	1	1	1
1	0	0	0	0	0	1	1	1	1	1	1	1	0
1	0	0	0	0	1	1	1	1	1	1	1	0	1
1	0	0	0	1	0	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	0	0	1	1	1	0	1	1	1	1
1	0	0	1	0	1	1	1	0	1	1	1	1	1
1	0	0	1	1	0	1	0	1	1	1	1	1	1
1	0	0	1	1	1	0	1	1	1	1	1	1	1

SIMULATION MODEL OUTPUT WAVEFORM

Current Simulation Time: 1000 ns		0 ns 100 ns 200 ns 300 ns 400 ns 500 ns 600 ns 700 ns 800 ns 900 ns/000 r
o [] g1	0	
o[]g2a_l	1	
g2b_l	1	
🖬 😽 a[2:0]	3'n7	(3h0 X 3h1 X 3h2 X 3h3 X 3h4 X 3h5 X 3h6 X 3h7
■ 😽 y[7:0]	8'hFF	(STAFF X STAFE X STAFD X STAFB X STAFF
6.[y[7]	1	
o[] y[6]	1	
o.[y[5]	1	
o.[] y[4]	1	
ø.[] y[3]	1	
o[y[2]	1	
o[y[1]	1	
o[] v[0]	1	
6	2	

BLOCK DIAGRAM:



25

VHDL CODE:

VHDL CODE FOR 3 t0 8 DECODER-BEHAVIORAL MODEL :

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity dec3to8_beh is port (g1 : in STD_LOGIC; g2a_1: in STD_LOGIC; g2b 1: in STD LOGIC; a: in STD_LOGIC_VECTOR(2 downto 0); y_l: out STD_LOGIC_VECTOR(7 downto 0)); end dec3to8_beh; architecture Behavioral of dec3to8_beh is begin process (g1,g2a_l,g2b_l,a) begin if $(g1=0' and g2a_l=0' and g2b_l=0')$ then y_l<= "111111111"; $elsif(g1 = 1' and g2a_l = 0' and g2b_l = 0')$ then if(a="000")then y l<="111111110"; elsif(a="001") then y_l<="111111101"; elsif(a="010")then y_l<="11111011"; elsif(a="011")then y_l<="11110111"; elsif(a="100")then y_l<="11101111"; elsif(a="101")then y_l<="11011111"; elsif(a="110")then y_l<="10111111"; elsif(a="111") then y_l<="011111111"; end if; end if; end process; end Behavioral;

TECHNOLOGY SCHEMATIC:



RTL SCHEMATIC:



DEVICE UTILIZATION SUMMARY:

Number of Slices:	8 out of	960	0%
Number of 4 input LUTs:	14 out of	1920	0%
Number of IOs:	14		
Number of bonded IOBs:	14 out of	66	21%
IOB Flip Flops:	8		

SYNTHESIS REPORT:

RTL Top Level Output File Name	: decoder.ngr		
Top Level Output File Name	: decoder		
Output Format	: NGC		
Optimization Goal	: Speed		
Keep Hierarchy	: NO		
Design Statistics			
# IOs	: 14		
Cell Usage:			
# BELS	: 14		
# LUT2	: 4		
# LUT3	: 2		
# LUT4	: 8		
# FlipFlops/Latches	: 8		
# LD	: 8		
# IO Buffers	: 14		
# IBUF	:6		
# OBUF	: 8		

RESULT:

CONCLUSION:
VIVA QUESTIONS:

- 1. Write the behavioral code for the IC 74x138.
- 2. Write the VHDL code for the IC 74x138 using CASE statement.
- 3. What does priority encoder mean?
- 4. How many outputs will a decimal-to-BCD encoder have?
- 5. Can an encoder be a transducer?

EXP NO.	8:3 ENCODER	DATE
4		

AIM:

To write a VHDL/Verilog code for 8:3 Encoder and to generate synthesis report, RTL schematic and to implement designs using FPGA (Spartan-3).

APPARATUS:

1. Synthesis Tool: Xilinx Project Navigator - ISE 9.1i.

2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

- 1. Open Xilinx ISE 9.1i.
- 2. Create a new source file in a new project with suitable name.
- 3. Create the file in VHDL/Verilog module.
- 4. Select the appropriate input and output ports according to the requirements.
- 5. Type the program and save it and synthesize the process.
- 6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.
- 7. Create another new source.
- 8. Select source type as Test bench wave form.
- 9. Associate the test bench to the source.
- 10. Assign clock and timing details.
- 11. Give the input waveforms for the source.
- 12. Save the input waveforms and perform behavioral simulation.
- 13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.

2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.

3. Select boundary scan in 'impact window' after double clicking on 'configure device'.

4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.

5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.

6. Programming properties will appear and finally program will be succeeded.

7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

VHDL CODE FOR 8 to 3 ENCODER:

library ieee;

use ieee.std_logic_1164.all;

entity e83 is

port(p: in std_logic_vector(7 downto 0);

y: out std_logic_vector(2 downto 0));

end e83;

architecture beh of e83 is

begin

process(p)

begin case p is

when "00000001"=>y <="000"; when "00000001"=>y <="001"; when "00000100"=>y <="010"; when "00001000"=>y <="011"; when "00100000"=>y <="100"; when "01000000"=>y <="110"; when "10000000"=>y <="111"; when others=>y <="UUU";

end case;

end process;

RTL SCHEMATIC:



TRUTH TABLE:

INPUT S									UTPU	TS
P7	P6	P5	P 4	Р3	P2	P1	P0	Y(2)	Y(1)	Y(0)
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

SIMULATION MODEL OUTPUT WAVEFORM

wave - default						
Edit View Insert Form	nat Tools Window					
≩ 🖬 🚑 🎇 🗍 🄏 🖣	d 🛍 🎮 🛛 🕹 🤰	§ ┣ ➔]	IKI 🕂 🋍	r 14 18-	🤸 nin 🎀	
f ELEÇEV X						
⊢◆ /e83/p ⊢◆ /e83/y	00000100 010	0000001	00000010	00000	00001000	

RESULT:

CONCLUSION:

VIVA QUESTIONS:

- 1. what is the use of 8:3 encoder?
- 2. What are the types of encoder?
- 3. How is an encoder different from a decoder?
- 4. How many gates are required for a 8 to 3 encoder?

5. Where is encoder used?

CIRCUIT DIAGRAM:

The 8-bit parity generator



TRUTH TABLE:

D7	D6	D5	D4	D3	D2	D1	DO	Even_parity	Odd_parity
1	0	1	1	0	0	1	0	0	1
1	1	0	0	1	0	0	0	1	0
1	1	1	1	1	0	1	1	1	0
1	0	1	1	1	1	1	0	0	1
0	0	1	0	1	0	1	0	1	0
0	1	1	1	0	1	0	1	1	0
0	1	0	1	0	0	1	1	0	1

SIMULATION MODEL OUTPUT WAVEFORM :

		Val	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0 ns	60.0 ns
	Name	14.		14.07	5 ns				
0	🛨 data	B 11	10000	011 111	1011 101	11110	01111011	X 0001	1100 <u>×</u> 10
@ 9	even_p	1			1 ()			
10	odd_p	1			0 .	1			

EXP NO.

PARITY GENERATOR AND CHECKER

DATE

5

AIM:

To write a VHDL/Verilog code for Parity generator and checker synthesis report, RTL schematic and to implement designs using FPGA (Spartan-3).

APPARATUS:

1. Synthesis Tool: Xilinx Project Navigator - ISE 9.1i.

2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

- 1. Open Xilinx ISE 9.1i.
- 2. Create a new source file in a new project with suitable name.
- 3. Create the file in VHDL/Verilog module.
- 4. Select the appropriate input and output ports according to the requirements.
- 5. Type the program and save it and synthesize the process.
- 6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.
- 7. Create another new source.
- 8. Select source type as Test bench wave form.
- 9. Associate the test bench to the source.
- 10. Assign clock and timing details.
- 11. Give the input waveforms for the source.
- 12. Save the input waveforms and perform behavioral simulation.
- 13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.

2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.

3. Select boundary scan in 'impact window' after double clicking on 'configure device'.

4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.

5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.

6. Programming properties will appear and finally program will be succeeded.

7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

CIRCUIT DIAGRAM:



TRUTH TABLE:

D7	D6	D5	D4	D3	D2	D1	DO	Parity input	Error	
1	0	1	1	0	0	1	0	1	1	į
1	1	0	0	1	0	0	0	1	0	
1	0	1	1	1	0	1	1	1	1	
1	0	1	1	1	1	1	0	0	0	
0	0	1	0	1	0	1	0	1	0	
0	1	1	1	0	1	0	1	0	1	
0	1	0	1	0	0	1	1	1	1	1

SIMULATION MODEL OUTPUT WAVEFORM :



VHDL CODE:

The 8-bit parity generator:

```
library ieee;
use ieee.std logic 1164.all;
entity parity is
   port( data:in bit vector(7 downto 0);
    even_p,odd_p: out bit);
end parity;
architecture parity_gen of parity is
signal temp : bit_vector(5 downto 0);
begin
temp(0) \le data(0) xor data(1);
temp(1) \le temp(0) xor data(2);
temp(2) \le temp(1) xor data(3);
temp(3) \le temp(2) xor data(4);
temp(4) \le temp(3) xor data(5);
temp(5) \le temp(4) xor data(6);
even_p \le temp(5) xor data(7);
odd_p \le not(temp(5) xor data(7);
end parity_gen;
The 8-bit parity checker :
library ieee;
use ieee.std_logic_1164.all;
entity parity is
port( data:in bit_vector(7 downto 0);
even_p,odd_p: out bit);
end parity;
architecture parity_gen of parity is
signal temp : bit_vector(5 downto 0);
begin
temp(0) \le data(0) xor data(1);
temp(1) \le temp(0) xor data(2);
temp(2) \le temp(1) xor data(3);
temp(3) \le temp(2) xor data(4);
temp(4) \le temp(3) xor data(5);
temp(5) \le temp(4) xor data(6);
even_p \le temp(5) xor data(7);
odd_p \le not(temp(5) xor data(7);
end parity_arch;
```

RESULT:

CONCLUSION:

VIVA QUESTIONS:

- 1. What is parity generator and checker?
- 2. Which gate is ideal for checking the parity of data?

- 3. What is the purpose of parity checker?
- 4. What is a 3-bit parity checker?
- 5. How is parity calaculated?

FLIP FLOPS:



LOGIC DIAGRAM OF IC 74X74

LOGIC DIARAM OF D FLIP FLOP



EXP NO.	FLIP FLOPS	DATE
6		

AIM:

To write a VHDL/Verilog code for Flip Flop and to generate synthesis report, RTL schematic and to implement designs using FPGA (Spartan-2).

APPARATUS:

1. Synthesis Tool: Xilinx Project Navigator - ISE 9.1i.

2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

- 1. Open Xilinx ISE 9.1i.
- 2. Create a new source file in a new project with suitable name.
- 3. Create the file in VHDL/Verilog module.
- 4. Select the appropriate input and output ports according to the requirements.
- 5. Type the program and save it and synthesize the process.
- 6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.
- 7. Create another new source.
- 8. Select source type as Test bench wave form.
- 9. Associate the test bench to the source.
- 10. Assign clock and timing details.
- 11. Give the input waveforms for the source.
- 12. Save the input waveforms and perform behavioral simulation.
- 13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.

2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.

3. Select boundary scan in 'impact window' after double clicking on 'configure Device'.

4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.

5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.

6. Programming properties will appear and finally program will be succeeded.

7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

TRUTH TABLE:

TRUTH	TABLE :

CLK	PR_L	CLR_L	D	Q	QN
×	0	1	×	1	0
×	1	0	×	0	1
×	0	0	×	1	1
_1	1	1	0	0	1
_1	1	1	1	1	0
	1	1	×	Q	QN

BLOCK DIAGRAM:



SIMULATED MODEL OUTPUT WAVEFORM:

/dfff/d	00	UU	01	(10	11	00						
👌 /dff/clk	00	UU	00,11)00)11	00 (11	00 11	00 (11)00)11	00)11	(00)(11	00 (11 (00 (11	00)11}
👌 /dfff/pr	11	UU	11				01	(10	00			11
/dff/clr	00	UU	11							(00		
-🔶 (0)	0											
-🔶 (1)	0											
👌 /dfff/q	00	UU	01	(10		<u>,00</u>	10	<u>,11 ,01</u>	11			00
👌 /dff/ng	11	UU	10	,01)00	(11	01	(00)(10	00	(11		

VHDL CODE:

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity dfff is Port (d: in STD_LOGIC_VECTOR(0 to 1); clk: in STD_LOGIC_VECTOR; pr: in STD_LOGIC_VECTOR(0 to 1); clr: in STD_LOGIC_VECTOR(0 to 1); q:inout STD_LOGIC_VECTOR(0 to 1); nq :inout STD_LOGIC_VECTOR(0 to 1)); end DFFF; architecture structural of DFFF is component dff1 port(d1,clk1,pr1,clr1:in std_logic; q1,nq1:inout std_logic); end component; begin

D1:dff1 port map(d(0),clk, pr(0),clr(0),q(0),nq(0));

D2:dff1 port map(d(1),clk, pr(1),clr(1),q(1),nq(1));

end structural;

TECHNOLOGY SCHEMATIC:



RTLSCHEMATIC:



VHDL CODE FOR COMPONENT D FLIPFLOP:

```
entity dff1 is
  Port (d1: in STD_LOGIC;
      Clk1 : in STD_LOGIC;
      Pr1 : in STD_LOGIC;
      Clr1 : in STD_LOGIC;
      Q1 : inout STD_LOGIC;
      Nq1 :inout STD_LOGIC);
end dff1;
architecture Behavioral of dff1 is
begin
process(d1,pr1,clr1,clk1)
begin
   if (pr1='0' and clr1='0') then
   q1<='1';nq1<='1';
elsif(pr1='0' and clr1='1')then
 q1<='1';nq1<='0';
 elsif(pr1='1' and clr1='0')then
 q1<='0';nq1<='1';
 else
       if(clk1='1' and clk1'event)then
       q1<=d1;nq1<=not d1;
       else
       q1<=q1;nq1<=nq1;
       end if:
 end if;
 end process;
end Behavioral;
```

DEVICE UTILIZATION SUMMARY:

: 3 out of	960	0%
: 2 out of	1920	0%
: 5 out of	1920	0%
: 6		
: 6 out of	66	9%
: 2		
: 1 out of	24	4%
	: 3 out of : 2 out of : 5 out of : 6 : 6 out of : 2 : 1 out of	: 3 out of 960 : 2 out of 1920 : 5 out of 1920 : 6 : 6 out of 66 : 2 : 1 out of 24

SYNTHESIS REPORT:

RTL Top Level Output File Name	: dff.ngi
Top Level Output File Name	: dff
Output Format	: NGC
Optimization Goal	: Speed
Keep Hierarchy	: NO
Design Statistics	
# IOs	:6
Cell Usage :	
# BELS	: 5
# INV	: 3
# LUT2	: 2
# FlipFlops/Latches	: 2
# FDCP	: 2
# Clock Buffers	:1
# BUFGP	:1
# IO Buffers	: 5
# IBUF	: 3
# OBUF	: 2

RESULT:

CONCLUSION:

VIVA QUESTIONS:

1. What are the applications of Flip flops?

2. The truth table for an S-R flip-flop has how many VALID entries?

3. When both inputs of a J-K flip-flop cycle, the output will?

4. How many types of sequential circuits are?

5. In D flip-flop, if clock input is LOW, the D input?

TRUTH TABLE:

PRESENT	NEXT	STATE	OUTPUT(Z)		
STATE	a=0	a=1	a=0	a=1	
S0	S0	S1	0	0	
S1	SO	S1		0	

RTL SCHEMATIC:



SIMULATED MODEL OUTPUT WAVEFORM:



7

4 BIT SEQUENCE DETECTOR THROUGH MEALY & MOORE STATE MACHINES

DATE

AIM:

To write a VHDL/Verilog code and to generate synthesis report, RTL schematic and to implement designs using FPGA (Spartan-2).

APPARATUS:

1. Synthesis Tool: Xilinx Project Navigator - ISE 9.1i.

2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

1. Open Xilinx ISE 9.1i.

2. Create a new source file in a new project with suitable name.

3. Create the file in VHDL/Verilog module.

4. Select the appropriate input and output ports according to the requirements.

5. Type the program and save it and synthesize the process.

6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.

7. Create another new source.

8. Select source type as Test bench wave form.

9. Associate the test bench to the source.

10. Assign clock and timing details.

11. Give the input waveforms for the source.

12. Save the input waveforms and perform behavioral simulation.

13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.

2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.

3. Select boundary scan in 'impact window' after double clicking on 'configure Device'.

4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.

5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.

6. Programming properties will appear and finally program will be succeeded.

7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

VHDL CODE FOR MEALY MACHINE:

library ieee;

use ieee.std_logic_1164.all;

entity

mealyis

port(a, clk: in std_logic;z: out std_logic);

end mealy;

architecture beh of mealy is typestate is(s0,s1);

signal p_state,n_state: state; begin

sm: process(clk)
 begin
if rising_edge(clk) then

```
p_state<=n_state;</pre>
```

end if;

end process sm;

cm: process(p_state,a)

begin

case p_state is when $s0 \Rightarrow if(a='0')$ then $z \le 0'$;

n_state<=p_state;</pre>

```
elsez<='0';n_state<=s1;</pre>
```

end if;

whens 1 = if(a='1') then z < ='0';

n_state<=p_state;</pre>

elsez<='1';

n_state<=s0;

end if;

whenothers=>z<='0';

n_state<=s0;

end case;

endprocess cm;

end beh;

TRUTH TABLE:

PRESENT	NEXT S	STATE	OUTPUT(Z)		
STATE	a=0	a=1	a=0	a=1	
S0	S0	S1	0	0	
S1	S2	S1	0	0	
S2	SO	S1	1	0	

RTL SCHEMATIC:



SIMULATED MODEL OUTPUT WAVEFORM:



VHDL CODE FOR MOORE MACHINE:

```
library ieee; use ieee. std_logic_1164.all;
 entity moore is
 port(a, clk:instd_logic; z:outstd_logic);
 end moore;
  architecture beh of moore is
 type state is(s0,s1,s2);
 signal n_state,p_state: state;
 begin
  s:process(clk)
begin
if rising_edge(clk) then
 p_state<=n_state;</pre>
 end if;end process;
 d: process(a,p_state)
 begin
case p_state is
when s0 = z < ='0';
if(a='0') then
n_state <= p_state;
 else
n_state<=s1;
 end if;
when s1 = z < ='0';
if(a='1') then
 n_state<=s2;
else
n_state<=p_state;
end if:
when s2 = z < ='1';
 n_state<=s0;
 endcase;
 endprocess;
 end beh;
```

RESULT:

CONCLUSION:

VIVA QUESTIONS:

- 1. What is the use of sequence detector?
- 2. What is sequence detector moore?
- 3. What is the differenc between mealy and moore?
- 4. What is VHDL?
- 5. What is overlapping sequence detector?

PART B

(Back-end Level Design and Implementation)

EXP NO.	Design and Implementation Universal Gates	DATE
8	6	

Aim: To design and implementation of universal gates

Software Required: Mentor Graphics-Pyxis, AMS, Calibre

(i). NAND Gate:

Circuit Diagram:



PROCEDURE:

- 1. Connect the Circuit as shown in the circuit diagram using Pyxis Schematic tool
- 2. Enter into Simulation mode.
- 3. Setup the Analysis and library.
- 4. Setup the required analysis.
- 5. Probe the required Voltages
- 6. Run the simulation.
- 7. Observe the waveforms in EZ wave.

Testbench:



Output waveforms:



57



Output waveforms:



Result:

Conclusion:

Viva Questions:

- 1. How are universal gates implemented?
- 2. What is the difference between basic gates and universal gates?
- 3. What is the logic equation for a gate?

4. How many transistor are in Ex-or gate?

5. Which gate is known as equality detector?

EXP NO.	Design and Implementation of an Inverter	DATE
9		

AIM: To design and Implementation of an Inverter

Software Required: Mentor Graphics - Pyxis, AMS, Calibre.

CIRCUIT DIAGRAM:



PROCEDURE:

- 1. Connect the Circuit as shown in the circuit diagram using Pyxis Schematic tool
- 2. Enter into Simulation mode.
- 3. Setup the Analysis and library.
- 4. Setup the required analysis.
- 5. Probe the required Voltages
- 6. Run the simulation.
- 7. Observe the waveforms in EZ wave.
- 8. Draw the layout using Pysis Layout.
- 9. Perform Routing using IRoute
- 10. Perform DRC, LVS, PEX.

OUTPUT WAVEFORMS:



Layout:



Result Verification Environment:

	-	Collines lateration				V-	BEV N			Diali
		Calibre Interactive -	PEX V2012.4_25.21 : la	yout.pex.runset	×		PEX N	letlist File - layout.pex.netlist	_ O X	dont
File	<u>F</u> ile	<u>T</u> ranscript <u>S</u> etup	Help Eile Edit Options Window					vs		
	<u>!</u>	Rules /// OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS. > + File: layout.pex.netlist Inputs /// Mentor Graphics software executing under 1386 Linux + Priogram "Colliber xRC" +					it 39:27 2014		ays: on	
161	0		Calibre - RVE v201	.2.4_25.21 : svdb layou	t					
	Run	<u>Eile ⊻iew H</u> ighlight <u>T</u> ools	Window Setup				Help	st. pex"		
	T	📬 🕜 🔍 📲 🔤 🛛 🕵								
	Uş									Draw
	D.	- Navigator - Navigator	A Extraction Results 🏂 la	yout ×				- N CROTHER MI - N CROTHER MI L INCC 1 1 2- 07	W D+ 00	Ord
	R	Results	No. Layout Net	Source Net	R Count	C Total (F)	C+CC Total (F)	P_g N_VDD_M2_s N_VDD_M2_b PMOS L=1.3e-07 W=2e-0	₩=2e-06)6	EE
		Extraction Results	1 ground 2 VDD	GROUND	15	1.50784E-12	1.50784E-12 1.44360E-12	st LAYOUT. pri*		VF
	50	😃 Comparison Results	3 output	OUTPUT	15	1.89057E-12	1.89057E-12			~~
		Parasitics	4 input	INPUT	13	2.53545E-12	2.53545E-12			
		ERC								
		ERC Pathonk Polygons								
		Renorts								
		Extraction Report								1
		LVS Report								
		Rules							0.1	
		Rules File						Ean Row 1	COLL	
		View							CBC Edit	
	0	🕜 Info							DLA Layou	t
		M Finder							DLA Device	į.
		Sotum							ECO	
									IC Session	
¶)		- opinion	Find Nets:	Coupling	g to: 🔶 All I	Nets 😞 🗌		(
age Area										4. H.
Note: Cell	has been s									

Result:

Conclusion:

Viva Questions:

- **1.** why Ex-or gate called an inverter?
- 2. what is the principle of inverter?
- 3. What is the basic inverter circuit of CMOS?

4. What are the characteristics of a CMOS inverter?

5. What is threshold voltage of CMOS inverter?

EXP NO.	Design and Implementation of Full Adder	DATE
10		

AIM: To design and Implementation of an Fulladder

Software Required: Mentor Graphics - Pyxis, AMS, Calibre.

CIRCUIT DIAGRAM:




output Waveforms:



Conclusion:

Viva Questions:

- 1. Which gate is used to design full adder?
- 2. What are the types of adders ?
- 3. How many MUX are required for full adder?
- 4. How do you implement a full adder using half adder?

5. What are the advantages and disadvantages of full adder?

EXP NO.	Design and Implementation of Full	DATE	
11	Subtractor		

AIM: To design and Implementation of an Full-subtractor

Software Required: Mentor Graphics - Pyxis, AMS, Calibre.

CIRCUIT DIAGRAM:



🌖 Applications Places System 😝							🕕 4:40 PM 🌒
2			sheet1 testt - Pyxis	Schematic			1 0 X
MGC File Edit Add Select Context Report	<u>Y</u> iew <u>W</u> indows Set <u>u</u>	p <u>H</u> elp Generic13 TD <u>K</u>					GMentor
₽· ∂\ ₽ ₽ ₽ 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8							
Sel: 0+ (W dae) (test) schematic sheet1)							(4.090, 0.237)
🛛 🗭 🖶 📦 🚺 🕄 🎇 Subselects	Ŧ						
📄 📴 sheet1 testt 👩 🙆 sheet1 fsubtractor	8					€ + + ⊞ + #	sch▼∦×
	* * * * * *	******	FSU	STRACTOR1			Session
							Simulation
<u> </u>	A L		A			*********	Draw
0		R	ģ	ROUT	NAULT.	REFERENCE	Text
0					2	10 10 10 10 10 10 10 10 10 10	Check & Save
				DOUT	>001		Select
A A A A A A A A A A A A					s rereater rereater L'house	10 10 10 10 10 10 10 10 10 10	By Property
🚰 la la la la la la la la la		+ Init ial=0/ Pulse=560 PL	ulse:	a ia ia ia ia <mark>vilu</mark> a.		(1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	Unselect All
🔁 la		V Deline pla in Rice and	nit ial= 0/ Pulæ= 5/				Nove
		Vitth= 2016	Delay= 01.5 Kise= 1n8 V3 Pulse				Сору
		10= 10- 10-	Vidtha förð	9/ · · · · · · · · · · · · · · · · · · ·			Delete
Т		A©(phase)≿	D= Rine= Fall=		8		Undo
y4		AD(p)	hese)= Vidih= 	Bans Bans	ç 5/		Rotate +
•			Dia Normalia Normalia			10 10 10 10 10 10 10 10 10 10	Edit Object
🗮 la			se se se se se se			10 10 10 10 10 10 10 10 10	Add
👂 igina na na na na na na na			a a a a <mark>a a</mark> a				instance
			4 4 4 3 4 4	· · · · · · · · · · · · · · · · · · ·			Wire BusBandle
4			1			>	
Log							¥ ‡ X
X_FSUBTRACTOR1.N\$5 345.6847M X_FSUBTRACTOR1.N\$76 94.1754M							100
X_FSUBIRACTOR1.N377 5.0000							
TOTAL POWER DISSIPATION: 502.48380	ATTS						- P
							¥
M			. (111)				
Message Area	¥-			Υ			v + x
😵 Digo_tree 🔤 [root@	vlsi:/mgc_tree]	Project Navigator - /mg	01	🛛 📁 manual	🥬 subtractor	🗈 sheet1 testt - Pyxis Sc 👔	9

Output waveforms:





69

Conclusion:

Viva Questions:

- 1. What are the advantages and disadvantages of full subtractor?
- 2. What is the difference between a half and full subtractor?
- 3. Which decoder is needed for full subtractor?
- 4. How many NAND gates make a full subtractor and design it?

5. what is the expression for full subtractor?

EXP NO.	Design and Implementation of D-Latch	DATE
12		

AIM: To design and Implementation of an D-Latch

Software Required: Mentor Graphics - Pyxis, AMS, Calibre.

CIRCUIT DIAGRAM:





Output Waveform:



Conclusion:

Viva Questions:

- 1. What is latch and its types?
- 2. What are the applications of D-Latch?
- 3. Why d flip-flop called data latch?
- 4. How do you convert SR latch to D latch?
- 5. Write the differences between latch and flip-flop?

ADVANCED EXPERIMENT

EXP	NO.
1	3

DESIGN AND IMPLEMENTATION DIFFERENTIAL AMPLIFIER

<u>AIM:</u> To design and Implementation of an Differential Amplifier

Software Required: Mentor Graphics - Pyxis, AMS, Calibre.

CIRCUIT DIAGRAM:





OUTPUT WAVEFORMS:



Conclusion:

Viva Questions:

- **1.** Abbreviate CMOS and NMOS?
- 2. What are applications of Difference amplifier?
- **3.** What Does Differential amplifier do?
- 4. What are the types of differential amplifier?
- 5. What are the advantages of differential amplifier?

BLOCK DIAGRAM:



Figure 1: Block diagram of the 4-bit ALU.

OUTPUT WAVEFORMS:

Current Simulation Time: 2000 ns		0 ns 250 ns 500 ns 750 ns 1000 ns 1250 ns 1500 ns 1750 ns				
■ <mark>64</mark> y[3:0]	4'n4	4n4 X 4h5 X 4h6 X 4h7 X 4h1 X 4h2 X 4hD X 4hE X				
o ,[] y[3]	0					
ö ,[! y[2]	1					
6. V[1]	0					
o.[y[0]	0					
B PERIOD[31:0]	3	321000000008				
DUTY_CYCLE	0.5	0.5				
G OFFSET[31:0]	3	321100000064				
🖬 😽 a[3:0]	4'h4	4h0 X 4h4				
🖬 😽 b[3:0]	4'n2	4h0 X 4h2				
🗖 😽 s[2:0]	3ħ1	31h0 X 31h1 X 31h2 X 31h3 X 31h4 X 31h5 X 31h6 X 31h7 X				
off clk	0	أثلا بير ألا بي السا				
o, m	0					

EXP NO.

DESIGN AND IMPLEMENTATION OF ALU

14

AIM:

To write a VHDL/Verilog code for ALU Design and to generate synthesis report, RTL schematic and to implement designs using FPGA (Spartan-2).

APPARATUS:

- 1. Synthesis Tool: Xilinx Project Navigator ISE 9.1i.
- 2. Simulation Tool: Modelsim Simulator.

PROCEDURE:

- 1. Open Xilinx ISE 9.1i.
- 2. Create a new source file in a new project with suitable name.
- 3. Create the file in VHDL/Verilog module.
- 4. Select the appropriate input and output ports according to the requirements.
- 5. Type the program and save it and synthesize the process.
- 6. Select Synthesize XST, check for syntax errors and generate report and RTL schematic.
- 7. Create another new source.
- 8. Select source type as Test bench wave form.
- 9. Associate the test bench to the source.
- 10. Assign clock and timing details.
- 11. Give the input waveforms for the source.
- 12. Save the input waveforms and perform behavioral simulation.
- 13. The simulated output waveforms window will be shown.

DUMPING PROCESS:

- 1. In the process window, go to 'user constraints' and select 'assign package pins' and after that double click on 'implement design'.
- 2. Select properties by right clicking on 'generate programming file'. Select 'JTAG' clock in startup options.
- 3. Select boundary scan in 'impact window' after double clicking on 'configure Device'.
- 4. In 'generate programming file' double clicking on 'programming file generation report. Bit file will be generated.
- 5. Xilinx boundary scan window will appear when the bit file is selected. Right click on Xilinx component and select program.
- 6. Programming properties will appear and finally program will be succeeded.
- 7. Thus the program can be dumped into FPGA kit and finally output can be seen on the kit.

RTL SCHEMATIC:



TRUTH TABLE:

m=0 Logic				
s(2)	s(1)	s(0)	Function	Operation (bit wise)
0	0	0	~a	NOT
0	0	1	~b	NOT
0	1	0	a&b	AND
0	1	1	a b	OR
1	0	0	~(a&b)	NAND
1	0	1	~(a b)	NOR
1	1	0	a^b	EXOR
1	1	1	~(a^b)	EXNOR
			m=1 Ar	ithmetic
0	0	0	a	Transfer a
0	0	1	a+1	Increment a by 1
0	1	0	a+b	Add a and b
0	1	1	a+b+1	Increment the sum of a and b by 1
1	0	0	a+(~b)	a plus one's complement of b
1	0	1	a-b	Subtract b from a (i.e. $\sim b+a+1$)
1	1	0	(~a)+b	b plus one's compliment of a
1	1	1	b-a	Subtract a from b (i.e. ~a+b+1)

VHDL CODE:

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity alu4b is Port (a,b : in STD_LOGIC_VECTOR (3 downto 0); s: in STD_LOGIC_VECTOR (2 downto 0); m,clk : in STD_LOGIC; y: out STD_LOGIC_VECTOR (3 downto 0)); end alu4b; architectureBehavioral of alu4b is begin process(a,b,s,m) begin if(clk'event and clk='1')then elsif(m='0')then case s is when "000" => y<= not a; when "001" => y<=not b; when "010" => y<= a and b; when"011"=>y<=a or b; when"100"=>y<=a nand b; when "101"=>y<=a nor b; when "110" => y <= a xor b; when"111"=>y<=a xnor b; when others=>null; end case; else case s is when"000"=>y<=a; when"001"=>y<=a+1; when"010"=>y<=a+b; when"011"=>y<=a+b+1; when"100"=>y<=a+(not b); when"101"=>y<=a-b; when"110"=>y<=(not a)+b; when"111"=>y<=b-a; when others=>y<=b; end case; end if: end process; end Behavioral;

EVICE UTILIZATION SUMMARY:

Number of Slices	:	2 out of	960	0%
Number of Slice Flip Flops	:	4 out of	1920	0%
Number of 4 input LUTs	:	4 out of	1920	0%
Number of IOs	:	6		
Number of bonded IOBs	:	6 out of	66	9%
Number of GCLKs	:	1 out of	24	4%

SYNTHESIS REPORT:

RTL Top Level Output File Name	: alu.ngr
Top Level Output File Name	: alu
Output Format	: NGC
Optimization Goal	: Speed
Keep Hierarchy	: NO
Design Statistics	
# IOs	:6
Cell Usage :	
# BELS	:4
# INV	:1
# LUT3	:1
# LUT4	: 2
# FlipFlops/Latches	: 4
# FDC	: 4
# Clock Buffers	:1
# BUFGP	:1
# IO Buffers	: 5
# IBUF	:1
# OBUF	: 4

RESULT:

CONCLUSION:

VIVA QUESTIONS:

- 1. What is the purpose of ALU?
- 2. What are the functional blocks of ALU?
- 3. In a 16-bit ALU, what does the number '16' indicates?
- 4. Draw the schematic of Subtractor- using adder circuit.

5. What are the advantages of ALU Design?